Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes , Telonic Instruments Ltd
Free Shipping logo FREE SHIPPING £75+ 50 years of Telonic Instruments Ltd logo CELEBRATING 50+ YEARS Price Match logo PRICE MATCH GUARANTEE

Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes

Posted on: June 16th, 2021 by Doug Lovell

Embedded systems combine analogue behaviour, digital state and serial communications. A mixed-signal oscilloscope brings those views onto one timebase so an engineer can connect a corrupted transaction to its electrical cause, firmware state or analogue response.

Four error classes to separate

Timing

Check setup, hold, clock-to-data relationships, interrupt latency and the delay from a command to an analogue response.

Noise

Distinguish circuit noise and crosstalk from noise introduced by long probe grounds or an unsuitable reference connection.

Signal quality

Measure edge rate, overshoot, ringing, levels and settling at the receiver rather than relying only on a decoded value.

Data

Trigger on the address, packet or error of interest and use an event table or search function to navigate the acquisition.

Correlate digital control with analogue response

Mixed-signal oscilloscope capture of a digital input bus and analogue DAC output
Existing application-note capture correlating digital control lines with the resulting analogue output.

A DAC is a useful example. Digital channels can capture the parallel or serial control bus while an analogue channel measures the output. With both views aligned, cursors and automatic measurements show whether the command arrived on time, when the converter responded and whether the analogue output settled within the required interval.

  • Define the protocol timing limits and the receiver thresholds before measuring.
  • Arrange digital channels in the same bit order used by the design documentation.
  • Trigger on a meaningful pattern, address or command instead of an unrelated analogue edge.
  • Zoom from the complete transaction into the critical edge without making a separate acquisition.
  • Measure from the actual sampling edge to the analogue response or system action.

Fix the measurement before fixing the circuit

I2C clock and data after improving the oscilloscope probe ground connection
Existing application-note capture showing improved signal quality after reducing the probe-ground loop.

Long flying ground leads create loop area and can add ringing or coupled noise. Begin with the shortest practical ground spring or a suitable active probe. If the signal is differential or cannot safely share the oscilloscope’s earth reference, use an appropriate differential probe and observe its voltage, common-mode, bandwidth and safety limits.

Use bandwidth limits and high-resolution modes carefully

A bandwidth limit can remove irrelevant high-frequency noise, while a high-resolution acquisition mode can reduce displayed noise through oversampling. Both can also hide real events if applied without a test objective. Save an unrestricted baseline, document every filter and confirm that the filtered result still preserves the fault mechanism.

Choose the right view for the question

One transition

Use analogue channels, maximum useful sample rate and a short probe connection.

One packet

Use protocol trigger/decode plus analogue visibility of clock and data.

Many packets

Use deep memory, event tables, search and navigation to locate rare conditions.

Intermittent failures

Use segmented acquisition, persistence, masks or pass/fail testing with the operating state recorded.

Recommended instruments

  • Image of Rigol dho900 oscillioscope telonic uk

    Rigol DHO914 4CH, 12Bit, 125MHz, 1.25GSa/s Digital Oscilloscope

    £501.00 (£601.20 inc. VAT)

    Available on back-order

    Availability: Stock models delivered next working day (UK only) for orders placed before 16:30 (Mon - Fri)

    Add to basket
  • Image of Siglent sds1000x hd front telonic uk

    Siglent SDS1104X HD 4Ch, 100MHz, 2GSa/s, 12 Bit, HD high resolution oscilloscope

    £926.00 (£1,111.20 inc. VAT)

    2 in stock (can be backordered)

    Availability: Stock models delivered next working day (UK only) for orders placed before 16:30 (Mon - Fri)

    Add to basket
  • Sale! Image of Rigol pla2216 2t

    Rigol PLA2216 High-performance Active Logic Probe

    Original price was: £277.00.Current price is: £250.00. (£300.00 inc. VAT)

    Available on back-order

    Availability: Stock models delivered next working day (UK only) for orders placed before 16:30 (Mon - Fri)

    Add to basket
  • Image of Spl2016 t 1

    Siglent SPL2016 Logic Probe

    £358.00 (£429.60 inc. VAT)

    5 in stock (can be backordered)

    Availability: Stock models delivered next working day (UK only) for orders placed before 16:30 (Mon - Fri)

    Add to basket